A novel scotch tape assisted direct transfer of graphene onto different flexible and rigid substrates, including paper, polyethylene terephthalate, flat and curved glass, SiO 2 /Si, and a solution-processed high-k dielectric layer is presented. This facile graphene transfer process is driven by the difference in adhesion energy of graphene with respect to tape and a target substrate. In addition, the graphene films transferred by scotch tape are found to be cleaner, more continuous, less doped and higher-quality than those transferred by PMMA. Based on that, the tape transferred graphene is employed as a carrier transport layer in oxide thin-film transistors (TFTs) with different gate dielectrics (i.e., SiO 2 and high-k ZrO 2 ). The properties at an ultra-low operating voltage of 3 V, which is 20 times lower than that of SiO 2 -based devices. In contrast, the ZrO 2 -based TFTs with PMMA-transferred graphene exhibit no detective electrical properties. Therefore, the proposed scotch tape assisted transfer method will be particularly useful for the production of graphene films and other two-dimensional materials in more cost-effective and environmentally friendly modes for broad practical applications beyond graphene-based field-effect transistors (GFETs).
Introduction
Graphene, consisting of single layered sp 2 carbon atoms arranged in a honeycomb lattice, is a rapidly rising star on the horizon of materials science and has recently triggered intensive research activities worldwide due to its remarkable electrical, mechanical, and thermal properties. [1] [2] [3] [4] [5] [6] [7] Among various preparation methods, chemical vapor deposition (CVD) has been identied as a relatively practical and reliable way to produce high-quality large-area graphene lms on certain metal-foil subtrates. [8] [9] [10] [11] However, most electronic applications of CVD-graphene, e.g. touchscreens and organic light-emitting diodes, need an insulating substrate to support graphene lms. 12, 13 As a result, a critical challenge has emerged: can we develop a reliable and practical method to transfer CVDgraphene from its growth substrate to the desired substrate without damaging the fragile patchwork or leaving unwanted residue on the graphene lms?
14
Thus far, the commonly reported transfer techniques oen involve the use of support layer like poly(methyl methacrylate) (PMMA). 8, [15] [16] [17] However, such wet transfer process is not suitable for the preparation of large-scale graphene lms, as it requires handling skills to remove the polymer layer aer transfer. It is also easy to leave some residue on graphene, which might cause inhomogeneous doping and degradation of charge carrier mobility. [18] [19] [20] In addition, during the removal of polymer support layer, the sandwich structure of polymer/graphene/ target, usually has to experience a long time organic solvent (e.g. acetone) bath or rinse, which signicantly limits the free selection of target subtrates. 21 Another approach is based on the elastomer stamp method, [22] [23] [24] whereby graphene layer is released onto the target substrate by stamping. Although this method has built-in 'pick-and-place' capability, there is limitation on its applicability to certain at, hard and hydrophilic surfaces. For dry transfer of CVD-graphene, thermal release tape (TRT) has been employed as a popular carrier foil, however, in this method, graphene sheet needs to be released by heating the tape. The high processing temperature is oen close to the glass transition temperature (T g ) of polymer substrates, leading to considerable thermal stress on graphene. 25 Recently, polymer-free transfer methods involving rigid frames have been reported by Zettl et al. 26 and Cho et al., 27 however, these methods are not applicable to achieve large-scale transfer. Other transfer methods usually require high energy-consuming annealing or tedious wet cleaning processes, thus are also unfavorable for large-area graphene transfer.
28,29
Owing to its extremely high charge carrier mobility, graphene has been attracting considerable interest for the fabrication of graphene-based eld-effect transistors (GFETs). However, the GFETs generally exhibit poor current modulation ability with a low on/off current ratio (I on /I off < 10), 20, 25, 30, 31 due to the semimetallic nature of graphene, particularly its gapless linear dispersion relation. On the contrary, the metal-oxide thin-lm transistors (MOTFTs) usually exhibits high I on /I off values ($10 6 ). [32] [33] [34] In our previous work, the TFTs based on bilayer oxides with a high conductive channel and a high resistant one can overcome the trade-off between high mobility and other parameters. 35 In this regard, the hybrid TFTs based on bilayer graphene and oxide thin lms are expected to exhibit high carrier mobility and keep the relatively high I on /I off as well. The high operational voltage of GFETs based on SiO 2 dielectric is another challenge because of the relatively low dielectric constant of SiO 2 (k $ 3.9). To solve this problem, several approaches have been employed to achieve high capacitance of gate dielectrics by increasing the k value or decreasing the lm thickness. [36] [37] [38] For instance, the utilization of inorganic metaloxide high-k dielectrics, such as HfO 2 , Al 2 O 3 , and ZrO 2 , could achieve a low leakage current, through the use of a thicker lm, as well as a low-voltage operation.
In this work, we introduced the scotch tape assisted direct transfer of CVD-graphene onto both exible and rigid substrates at room temperature. This easy and new transfer method can offer researchers much freedom to choose target substrates, for the direct pasting and peeling processes of scotch tape substitute the tedious coating and dissolving processes of polymer layer. The scotch tape transferred graphene lms are cleaner, more continuous, less doped and higher-quality than those transferred by PMMA, as evidenced by scanning electron microscope (SEM) and atomic force microscope (AFM) images, Raman spectra, and electrical characterizations. Furthermore, we investigated the performance of hybrid TFTs with scotch tape transferred graphene and In 2 O 3 bilayer channels on different gate dielectrics (i.e., SiO 2 and highk ZrO 2 ). The hybrid In 2 O 3 /graphene/SiO 2 TFTs exhibited higher carrier mobility and I on /I off than the pristine In 2 O 3 ones. Notably, by replacing SiO 2 with ZrO 2 , the resulting transistors exhibited an ultra-low operating voltage of 3 V, which is 20 times lower than that of SiO 2 -based devices.
Experimental

Graphene transfer
Graphene was grown on Cu foils using the method as reported by Li et al. 8 The backside graphene was removed by exposing it to oxygen plasma for 10 min. Then, scotch tape (Scotch, 810#) was laminated onto the graphene/Cu. Cu was further etched by 1 M FeCl 3 solution in etchant box, and the tape/graphene was rinsed with ultrapure water prior to transfer. The target substrates were exposed to the oxygen plasma for dry cleaning and strong adhesion to the graphene lm. The tape/graphene layer was attached to the substrate, and stored in dehydrated condition for 5 h. Aer peeling off the tape, graphene was transferred onto target substrates. The contrastive PMMA transfer was conducted following these steps: (1) spin-coating PMMA layer on one side of graphene/Cu; (2) oating the layer structure on etchant to remove the Cu foil; (3) transferring the PMMA/graphene to the target substrates, and then removing PMMA by acetone bath for 48 h.
The calculation of surface energy from contact angle:
ðmodified Berthelot ruleÞ (1)
The surface energy is calculated from modied Berthelot rule (eqn (1)) and Young's equation:
g lv and g sv are the surface energy of used liquid and solid surface and q is the contact angle of tested liquid on the substrate.
TFT fabrication
The preparation details for solution-processed In 2 O 3 and ZrO 2 precursor solutions can be found in our previous works.
34,35,39
For the In 2 O 3 /SiO 2 TFT, the as-prepared In 2 O 3 precursor solution was spin-coated on the thermally grown SiO 2 dielectric at 3500 rpm for 15 s. The coated lm was annealed at 120 C for 2 h in air and subsequently annealed in a rapid thermal annealing system at 150 C for 1 h, under a vacuum of 5 Â 10
À2
atm. For the fabrication of In 2 O 3 /graphene hybrid TFTs, the In 2 O 3 precursor solution was separately spin-coated on the graphene attached SiO 2 and ZrO 2 substrates and followed by the same thermal treatments as above. Finally, the Al source and drain electrodes were evaporated on the In 2 O 3 channel layer through a shadow mask. The channel length and width of the transistors are 100 and 1000 mm, respectively. The led-effect mobility (m FE ) was extracted from the transfer curves using the following equation:
Characterizations
The water contact angles were measured by a drop shape analyzer, DSA100. SEM images were acquired on a JEOL JSM-6700F scanning electron microscope. AFM images were taken using a Veeco D3100 atomic force microscope. The TEM images were taken on a JEM-2100 transmission electron microscope with the graphene samples transferred onto a lacey carbon copper TEM grid. Raman spectra were obtained using a RENISHAW RM2000 Raman System and Raman excitation wavelength is 532 nm. The sheet resistance of the graphene was measured using a four-point probe with a nanovoltmeter (Keithley 6221, 2182A). The transparency of graphene on glass was investigated by using a UV-vis-NIR spectrophotometer (Hewlett-Packard). The electrical characteristics of the devices were measured using a semiconductor parameter analyzer (Keithley 2634B) in the dark box.
Results and discussion Fig. 1 illustrates the schematic diagram of scotch tape assisted direct transfer process of as-grown CVD-graphene on Cu foil to arbitrary substrates. The preliminary steps involving graphene growth and attaching graphene/Cu to scotch tape, and the detailed etching process of Cu layers are described in the Experimental section. Scotch tape was rst attached to CVDgraphene/Cu foil as shown in Fig. 1a . Aer completely removing Cu by etching, the graphene on the supporting tape was rinsed with ultrapure water and transferred onto target substrate. Finally, the tape was peeled off, leaving graphene on the target substrate (corresponding photographs can be seen in Fig. S1 †) . Panels b to e of Fig. 1 show the graphene lms transferred onto scotch tape, SiO 2 /Si, glass and PET, respectively. It is noted that during the process of Cu etching, water molecules diffused into the interface between the scotch tape and graphene. This signicantly weakened the adhesive force of the tape because of the saturation of hydrogen bonds on the tape, and the increase of the intermolecular distance between tape and graphene, which consequently results in the decrease of van der Waals force. In addition, the graphene transfer onto glass or SiO 2 substrates tends to be easier due to the stronger charge-transfer interaction between graphene and oxygen-rich surface. 41, 42 Therefore, the scotch tape assisted direct transfer is driven by the difference in adhesion energy of graphene with respect to scotch tape and a target substrate, which was exposed to oxygen plasma prior to use (see Fig. S2 , ESI † for more details about the transfer mechanism). Furthermore, in order to compare the surface energies of various substrates with or without graphene, the contact angles of water droplets on SiO 2 / Si, scotch tape, graphene on SiO 2 /Si, and graphene on scotch tape were measured. As shown in Table 1 , the SiO 2 /Si surface exhibits the smallest contact angle, i.e., the largest surface energy. Thus, the graphene that was weakly adherent to scotch tape can be easily transferred to SiO 2 /Si substrates as a result of the large difference in their surface energies (65.61 vs. 26.30 dyn per cm).
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Fig . 2 presents the various characterizations via SEM, AFM and secondary electron imaging, which conrm that unbroken graphene monolayers can be successfully transferred using scotch tape assisted transfer method. SEM (Fig. 2a) and secondary electron images (Fig. 2b) of CVD-graphene on copper foil clearly show that the as-grown graphene is continuous with periodic steps, which result from the Cu surface reconstruction and the surface faceting evolution during the cooling process.
43
For comparison, the morphological images of the CVDgraphene transferred with the assistance of both scotch tape and PMMA were carefully analyzed by SEM and AFM. As shown in Fig. 2c and d , the scotch tape transferred graphene lm is clean, and shows a relatively uniform morphology with no signicant macroscopic defects, while its counterpart, PMMA transferred graphene lm, shows undesired residue and wrinkles. Similarly, the AFM data also demonstrate the uniformity and cleanliness of graphene lms transferred by scotch tape (Fig. 2e) , and the micron-sized cracks and defects on the ones transferred by PMMA (Fig. 2f) . The thickness of monolayer graphene transferred by scotch tape is $1 nm (corresponding TEM image and selected area electron diffraction (SAED) pattern can be seen in Fig. S3 †) , which is slightly smaller than that of graphene transferred by PMMA ($1.2 nm), suggesting the better conformal contact between the scotch tape transferred graphene and the substrate.
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The quality of scotch tape transferred graphene lm on SiO 2 / Si was further investigated by Raman spectroscopy, which is an unambiguous method to evaluate the quality and the number of graphene layers.
44 Fig. 3a shows a single Raman spectrum with characteristic peaks of graphene G-band centered at $1581.9 cm
À1
, and 2D-band at $2652.6 cm
, without visible D-band. The narrow and symmetric Lorentzian 2D peak shows a full width at half-maximum (FWHM) of only $23.31 cm
. The D-, Gand 2D-band Raman maps as shown in Fig. 3b-d , respectively, conrm that the transferred monolayer graphene is high-quality and continuous. In addition, the intensity ratio of D-band to Gband is less than 0.1 across the lm (Fig. 3e) , while the intensity ratio of 2D-band to G-band is more than 2 (Fig. 3f) (Fig. S4 †) . It is noteworthy that the G and 2D band peaks of graphene transferred using PMMA are obviously blue-shied compared to that transferred using scotch tape (Fig. S5 †) , indicating that the scotch tape transferred graphene is almost free from polymer residues that results in p-doping.
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The electrical property of scotch tape transferred graphene is tested by the four-probe measurement of sheet resistance. As shown in Fig. 4a , the resistance distribution of the graphene transferred onto glass by scotch tape is found to be in a range are shown in Fig. 4c . Fig. 4d gives the transmittance at l ¼ 550 nm as a function of the layer number of the graphene lms.
The attenuation coefficient was found to be 2.5% per layer by tting the data to Beer's law. This value is very close to the theoretical value of 2.3%. 46, 47 One key success of our scotch tape transfer method is the capability to achieving continuous graphene lms, whose sheet resistance could reach as low as $145 U , À1 (at 89.9% transparency) and optical transparency as high as 97.5% (with R sheet z 600 U , À1 ).
Photographs of graphene transferred by scotch tape are shown in Fig. 5 . A light-emitting diode (LED) could be turned on when the graphene on tape was connected in the circuit (Fig. 5a) , suggesting that the graphene is electrically continuous. As a control, when the bare scotch tape was connected, LED kept off (Fig. S6 †) . Fig. 5b-d show that the scotch tape assisted transfer method is applicable to not only typical rigid substrates like glass, but also some exible whiteboard paper (Fig. 5c ) and curved bottle surface (Fig. 5d) , which are quite advantageous over most other reported transfer methods. 16, 18, 31, 48 Based on the superior optical and electrical properties of scotch tape transferred graphene lms, their applications in thin-lm transistors (TFTs) were further explored. It is wellknown that the transportation of free carrier in TFTs is limited in a narrow region of the interface between channel and dielectric layers.
35 Therefore, the interface modication is critical to achieve high-performance transistors. In our previous work, the ultra-thin highly conductive In 2 O 3 thin lm was inserted as the carrier transport layer to achieve a 5 times larger mobility compared with single-layer oxide TFT. In this work, the scotch tape transferred graphene lm was adopted as a better candidate because of the low defect states and high conductivity.
The schematic of pristine In 2 O 3 TFT with a bottom-gate and top-contact structure is shown in Fig. 6a . The corresponding transfer curve of the as-prepared In 2 O 3 TFT at a drain voltage (V DS ) of 60 V is presented in Fig. 6b . The device exhibits a typical unipolar n-channel transistor behavior with an I on /I off of 10 6 and an electron mobility (m e ) of 1.21 cm 2 V À1 s
À1
. Interestingly, by inserting scotch tape transferred graphene lm between This journal is © The Royal Society of Chemistry 2017
In 2 O 3 and SiO 2 layers (Fig. 6c) , the In 2 O 3 /graphene hybrid TFTs showed an ambipolar behavior due to the ambipolar nature of graphene thin lm.
49 Therefore, the device exhibited both electron-and hole-induced current in positive and negative bias voltage region. As shown in Fig. 6d 53 Although the higher mobility was obtained in common CVD-graphene based devices, the poor current modulation (I on /I off < 10) was observed simultaneously. 36, 37, 54, 55 The small I on /I off value is mainly caused by the large off-state current (I off ), which could lead to inevitable static power consumption. It is known that static power consumption is comparable to dynamic power in modern silicon chips or even become dominating in the future.
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Therefore, the low I off has been regarded as a critical parameter to evaluate the power consumption of a device in modern integrated circuits. Generally, for the practical application in analog circuits, an I on /I off of larger than 10 4 is desirable.
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In addition, it can be seen that all these high-mobility oxide TFTs operated at high voltages ranging from 20 V to 100 V, which originates from the small dielectric constant and thick lm thickness of SiO 2 dielectric. The large operating voltage results in high power consumption, thus signicantly hinders their applications in portable equipment, such as smart phones and tablet personal computers, due to the limited capacity of rechargeable battery. In our previous works, 32,33,58 various inorganic high-k dielectrics were synthesized via solution route and applied as gate dielectric in TFTs. Compared with conventional SiO 2 -based TFTs, the resulting ones exhibited improved electrical performance at much lower operating voltages. Herein, the high-k ZrO 2 was employed as gate dielectric instead of SiO 2 . The electrical performance of ZrO 2 dielectric layer is shown in Fig. S7 . † The In 2 O 3 /graphene hybrid TFTs on ZrO 2 represented improved carrier transport properties with an enhanced m e of 498 AE 20 cm 2 V À1 s À1 (Fig. 6e and f) . In particular, the fabricated transistors could be operated at an ultra-low voltage of 3 V, which is 20 times lower than that of SiO 2 -based In 2 O 3 /graphene hybrid TFTs. For comparison, the ZrO 2 -based TFTs with graphene lm transferred by PMMA were also fabricated and their performances examined. However, it was found that these hybrid TFTs exhibited no detective electrical properties, which should be attributed to the destruction of the ZrO 2 dielectric by the acetone bath applied during PMMA removing process, as evidenced by the AFM analysis (Fig. S8 †) .
Conclusions
In summary, we have presented the scotch tape assisted direct transfer of CVD-graphene onto various exible and rigid substrates at room temperature. This new method is simple, cost-effective and easily scalable, and can yield cleaner, more continuous, less doped and higher-quality graphene, as compared with the popular PMMA transfer method. gate dielectric. These TFTs exhibited improved carrier transport properties at an extremely low operating voltage of 3 V, which is 20 times lower than that of SiO 2 -based devices. Therefore, it is envisioned that the proposed scotch tape assisted transfer method would be particularly useful for more cost-effective and environmentally friendly production of graphene lms or other two-dimensional materials such as boron nitride, and also pave the way for the development of diverse applications that span beyond GFETs.
